Abstract-A gate driver IC with programmable driving strength to reduce conducted electromagnetic interference (CEMI) in SMPS is presented in this paper. The solution presented is to dynamically adjust the gate driving strength (output resistance R out ) at the arrival of each gate pulse to minimize CEMI while maintaining low switching loss. Dynamically adjusting R out is not possible with conventional gate driver designs. A segmented gate driver is designed and fabricated in the AMS 0.35µm 40V HVCMOS process. Unlike snubber circuits, the proposed method does not require extra discrete components or wasted energy. Experimental results indicate up to a 7dBµV improvement in peak CEMI between 20 MHz and 30 MHz.
I. INTRODUCTION
Despite the tremendous benefit in efficiency that SMPS can achieve over other energy conversion techniques, SMPS can exhibit a significant penalty in terms of undesired switching noise [1] . This noise takes the form of both conducted and radiated electromagnetic interference and can cause circuits near (or connected to) the converter to malfunction. This phenomenon necessitates either expensive, bulky shielding, filtering or novel techniques to reduce this unwanted interference.
Traditional SMPS design strategies encourage the selection of a gate driver with the best rise and fall times. This characteristic is achieved with a low gate driver output resistance R out which is often described as a high driving strength. However, with a low R out , the gate voltage of the power MOSFET has a tendency to ring at the rising or falling edge of the input signal. This ringing also appears at the output switching node, generating undesired conducted electro-magnetic interference (CEMI). The amount of ringing is heavily influenced by R out , as it sets the damping ratio of the RLC circuit formed by the gate driver, the PCB trace and the power MOSFET (see Figure 1) . By setting R out to be very large, CEMI can be reduced. However, a large R out will also increase the time required for the gate capacitance C g to charge and discharge; increasing the T on and T off times of the power MOSFET and subsequently increasing the switching loss due to shoot through current. A trade-off exists between switching loss, dead time and CEMI in SMPS [1] . This work is aimed at providing a new degree of freedom for this tradeoff.
In this paper, an adjustable gate drive strength technique is implemented which utilizes a segmented gate driver IC in order to reduce CEMI. Figure 1 presents the topology of the gate driver circuit, which is composed of seven identical gate drivers connected in parallel that can be individually enabled or disabled digitally on-the-fly. Through this structure, R out can be controlled in real time. During a gate transition, a reduction in CEMI is realized with little reduction of efficiency by initially driving the power transistors with a low R out and then increasing R out once the transition has passed. Furthermore, this adjustable driving strength approach is well suited for digitally controlled DC-DC converters. 978-1-4244-8424-9/11/$26.00 ©2011 IEEE
II. CEMI REDUCTION TECHNIQUE

A. Gate Driver Design
The gate driver consists of seven identical driver segments, connected in parallel as shown in Figure 1 . Each segment is identical with an internal topology as shown in Figure 2 . The segments are designed such that they can be digitally enabled or disabled independently. When a segment is disabled, the output of the gate driver goes into a high impedance state [2] . Thus, a disabled segment provides no conduction path to source or sink current from adjacent segments. A disabled segment therefore increases the R out of the overall gate driver [2] . It should be noted that for simplicity, the current work only configures the gate driver such that either one or all of the segments are enabled.
B Theory of Operation
As shown in Figure 1 , the output resistance of the gate driver (R out ), the parasitic inductance from the PCB trace between the gate driver IC and the power MOSFET (L) and the gate capacitance of the power MOSFET (C g ), form a series RLC circuit. From the analysis of a simple RLC circuit, the amount of ringing is determined by the dampening factor, ζ as depicted by Equation 2. It can be seen that the value of ζ can be controlled by adjusting the output resistance of the gate driver IC, R out .
By changing R out according to the timing diagram in Figure 3 , the T on and T off times of the power MOSFETs can be kept small while reducing the ringing at the switching node after the gate transition has passed. With this approach, two variables are defined in order to describe the operation of the gate driver. The first is T pre , the time before the gate transition that R out becomes low. The second is T post , the time that R out stays low after the gate transition. By adjusting T post and T pre appropriately, a reduction in CEMI is realized without a significant reduction in efficiency.
III. EXPERIMENTAL TEST SETUP
In order to validate the CEMI reduction technique, an IC was fabricated containing an identical pair of segmented gate drivers. This IC was incorporated into a discrete synchronous buck converter with the pair of gate drivers used to drive the high side (HS) and low side (LS) power MOSFET switches. The current drawn by the converter was probed using a Tektronix TCPA300/TCP312 current probe system. The signal from the current probe was analyzed using a Hewlett Packard 8591E spectrum analyzer. The spectrum measured was limited from 150 kHz to 30 MHz as this is the domain over which conducted EMI standards are defined by the FCC [4] . An overview of the test setup is seen in Figure 4 . 
IV. EXPERIMENTAL RESULTS
The gate driver IC was fabricated using a 0.35µm 40V HVCMOS process from AMS. The final IC design allows the R out of each gate to be varied between 1.8 to 13 Ω during pull up. During pull down, R out can be varied between 0.65 to 4.5 Ω. A micrograph of the die is as shown in Figure 5 . The die was packaged and mounted onto a PCB as part of a synchronous buck converter (Figure 6 ) with International Rectifier IRF8707GTRPBF power MOSFETs as the HS and LS switches. The conditions under which the system was tested can be found in Table I . The gating signals for the gate driver IC were generated using an Altera Cyclone II FPGA.
T post was selected as 8ns by matching its value to the rise time of the gate switching node. It was observed that a short T post resulted in converter behavior similar to the operation with high R out . Furthermore, a long T post resulted in converter behavior similar to the low R out operation. The value of T pre was found to have less bearing on the performance of the converter than T post . The only constraints found for T pre were that its value needed to be greater than ~3ns and be substantially less than D × T s , where D is the duty ratio and T s . is the switching period. A value of 5ns was selected for T pre . Bringing the enable signals high early to set T pre was simple, as the controller was implemented digitally and the gating pulses are generated with a DPWM. Voltage waveforms for the HS gate node, LS gate node and switching node of the converter for high R out , low R out and the proposed adjustable driving strength operation can be seen in Figures 7, 8, and 9 , respectively. The behavior in these diagrams confirms that the ringing at the switching node was directly influenced by the output resistance of the gate drivers. The adjustable driving strength operation has demonstrated the capability to reduce ringing at the switching node. The converter efficiency of these three operating modes can be found in Table II . The output load during each efficiency measurement was 2A, the same as the CEMI measurement.
The CEMI measurements for high R out , low R out and the proposed adjustable driving strength operation can be seen in Figures 10, 11 and 12, respectively. These figures confirm that the proposed technique reduced CEMI while Table II confirms that this technique did not significantly reduce the efficiency of the converter. In this work, the adjustable driving strength operation exhibited an improvement of 7dBµV in CEMI between 20MHz and 30MHz from the situation where the gate driver R out is held continuously low. This reduction in CEMI is obtained with only a small decrease in efficiency of 0.1%. In contrast to the situation where the gate driver R out is held continuously high, only a small additional CEMI improvement is observed but at the expense of a 2.3% reduction in efficiency. Furthermore, it was observed that the CEMI improvement diminished as the load current was increased.
An interesting observation is that the frequency of the ringing at the switching node was measured to be approximately 70 MHz. The implication of this is that the bulk of the CEMI reduction is likely outside the FCC CEMI range of interest (150 kHz to 30 MHz) [4] . It would therefore be prudent to explore the impact of this technique on the radiated emissions of the converter as these emissions have an FCC spectrum which is defined above 30 MHz [4] . Additionally, future work should investigate whether or not using more than two settings for R out can provide further improvements in CEMI.
V. CONCLUSIONS
In this work, a segmented gate driving technique was developed and shown to reduce conducted EMI in SMPS without a significant reduction in efficiency. An improvement in CEMI of 7dBµV between 20 MHz and 30 MHz was realized at an output load of 2 A. This technique is suitable for digitally controlled DC-DC converters implemented with discrete power MOSFETs. 
